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Abstract 
The effects of negative bias temperature instability (NBTI) on the performance of a 
CMOS inverter have been investigated by means of both simulation and experimental 
methods. The simulation of NBTI effects on CMOS inverter has been done by shifting 
the pFET Vtho BSIM parameter. The results show that NBTI shifts the inverter transfer 
curve, reduces the low noise margin and current consumption but increases the high 
noise margin. A good agreement between simulation and experimental results has been 
obtained. Therefore, it can be assumed that the effect of NBTI on CMOS circuits can be 
mainly predicted by shifting the Vtho pFET parameter. 
 
1. Introduction 
The impact of negative bias temperature Instability (NBTI) on MOS devices and 
circuits is one of the most critical issues of present CMOS reliability problems, which 
can limit the IC dimensions reduction. It is mainly accepted that NBTI is ascribed to the 
formation of Si/SiO2 interface states and the oxide positive charge [1]. Regarding to this 
problem, the dominating work has been concentrated on discrete transistor parameter 
shift, rather than on circuit performance. At device level, it has been demonstrated that 
NBTI effect on pFET is manifested in increasing the threshold voltage (Vtho). Therefore 
the drive current is reduced [2]. The NBTI effect on static and dynamic stress has been 
also reported. These investigations show that the voltage threshold shift (∆Vth) under 
dynamic stress is almost half of DC case, due to the recovery properties of NBTI [3]. At 
circuit level, the NBTI effects have not been deeply investigated. However, some works 
have pointed out that NBTI provoke a signal noise margin (SNM) reduction on SRAM 
cell [4] and a frequency reduction in case of CMOS ring oscillator [5].  
In order to improve the understanding of the effects on digital circuits during the design 
phase, SPICE reliability models of wearout mechanisms are required. In this paper, the 
impact of NBTI on the performance of CMOS inverter has been modelled and verified 
experimentally. Specifically, the impact of NBTI in the voltage transfer curve, noise 
margin and current consumption has been analyzed. 
2. Experimental 
The samples under test correspond to pFET with aspect ratio 2 µm/0.13 µm and CMOS 
inverters with aspect ratios of 3 µm/0.13 µm and 6 µm/0.13 µm, for the nFET and 
pFET, respectively. Fig.1 depicts the stress setup. A stress–measure–stress sequence has 
been followed in the experiment, with exponentially increasing periods of time. During 
the measurement phase, the ID–VG pFET characteristic/inverter voltage transfer curve 
(VTC) for CMOS inverter has been measured. During the NBTI stress phase, a constant 
voltage of 0 V has been applied to the pFET gate/inverter input and the rest of the 
terminals have been biased at 2 V. In order to accelerate the NBTI effects the 
experiments have been done at 125 °C. 
 
 
 
Fig. 1. Voltage applied in each terminal during the NBTI stress.  
 
3. Results 
3.1. Getting ∆Vth in a single pFET 
The starting point of the experiment consists of measuring the ∆Vth due to NBTI on a 
single pFET. In Fig. 2 the ∆Vth time dependence is shown. A power law dependence 
with slope 1/6 has been obtained experimentally, according the theoretical prediction 
[1]. This time dependence behaviour has been included in an SPICE simulator with the 
purpose of predicting the effects of NBTI on CMOS inverter. In order to do that, the 
pFET and nFET have been modelled with BSIM3 model [6] and a shift on the Vtho 
parameter of pFET has been included according with the data set obtained in Fig. 2. 
 
 
 
Fig. 2. ∆Vth of single pFET as a function of stress time for NBTI stress. The data sets 
are fitted with a power law with exponents 1/6.  
 
3.2. Impact on VTC 
Once the voltage threshold shift in a single pFET has been obtained, the inverter VTC 
for different stress time has been simulated and measured. In order to quantify the VTC 
shift, the maximum gain point shift (∆VM) of VTC is considered as a reference. 
The theoretical relationship between ∆VM and the inverter pFET ∆Vth is given by 
(1)
 
 
where µ denote the carrier mobility and W/L the transistor aspect ratio. The subindex N 
and P denote the nFET and pFET channel, respectively. The CMOS inverter under test 
has been designed in order to achieve the maximum gain point at VDD/2, thus 
µN(W/L)N = µP(W/L)P. Forcing this condition, the ratio between ∆Vth and ∆VM is given 
by 
(2)
 
 
In Fig.3 the measured VTC for different stress times are plotted. As it has been expected 
theoretically, the NBTI provokes a VTC shift to the left, which indicates the increasing 
of voltage threshold of the pFET transistor. Fig. 4 shows the experimental and 
simulation results of the ∆VM versus stress time. As it can observed, the simulation data 
predict correctly the measurement behaviour. It is observed that ∆VM increases with the 
time stress with a power law dependence. Moreover, if both ∆VM and ∆Vth are 
compared, a similar power law dependence, with exponent of 1/6 is achieved. 
Therefore, ∆VM is half of ∆Vth, which is predicted theoretically by  [2]. 
 
 
 
Fig. 3. Experimental transfer curve of an inverter for different stress times. The noise 
margin are defined when the slope of VTC is equal −1.  
 
 
 
Fig. 4. Measured and simulated ∆VM as a function of time stress. The time dependence 
follows a power law with exponent of 1/6.  
 
3.3. Impact on noise margin 
The robustness of a CMOS inverter can be expressed in terms of immunity to noise. 
The most common way to express this immunity is the noise margin. Two types of 
noise margin can be differentiated; low noise margin (NML) and high noise margin 
(NMH), which correspond with the minimum noise level signal to switch the CMOS 
inverter from low to high and from high to low, respectively. The NML and NMH are 
defined by 
(3)
 
 
where VIL, VOL, VOH, VIH are obtained when the slope of VTC equals −1 (Fig. 3). Ideally, 
noise margin should be symmetrical and as large as possible. Using the LEVEL1 
MOSFET model the noise margin has been obtained analytically (see Appendix A).  
The inverter transfer curves measured and simulated have been processed in order to 
evaluate the impact of NBTI on NML and NMH and compared with the analytical 
solution. Fig. 5 shows the NMH and NML against the stress time. It is interesting to 
observe that NMH and NML have a different stress time evolution; the NMH increases 
with the stress time whereas the NML is reduced. In both cases, the simulation results 
fit the measurement results. It is also interesting to note that similar trend are obtained 
analytically, by shifting the voltage threshold following the power law corresponding to 
Fig. 2. Therefore, It confirms that NBTI mainly has effect on pFET threshold voltage. 
 
 
 
 
Fig. 5. Measured, simulated and analytical ∆NML and ∆NMH as a function of stress 
time. ∆NMH increase with stress time whereas ∆NML is reduced.  
 
Usually, it is accepted that the noise margin is defined by the minimum value between 
NML and NMH. Taking this approach our results show that NBTI reduces the noise 
margin, since NML is decreased. However, it should be pointed out that NMH increases 
with NBTI. 
3.4. Power consumption 
Finally, the current consumption of CMOS inverter has been analysed. In Fig. 6 the 
CMOS current consumption versus the voltage input, which has been namely as short 
circuit current (ISC) consumption, is plotted for different stress times. 
 
 
 
Fig. 6. Experimental current consumption for different stress time.  
 
In Fig. 7, the measured and simulated maximum short circuit current shift (∆ISCmax) 
versus stress are shown. In order to quantify the drain current (ID) reduction, the 
maximum short circuit current shift has been used. In Fig. 7, the measured and 
simulated maximum current shift against the stress time is shown. It is observed a 
reduction about 100 µA after 1650s, and a power law dependence of 0.2. 
 
 
 
Fig. 7. Measured and simulated maximum current consumption shift as a function of 
stress time. The time dependence follows a power law with exponent of 0.2.  
 
4. Conclusions 
In this paper the impact of NBTI on CMOS inverter has been simulated and 
experimentally analyzed. The simulation of NBTI effects on CMOS inverter has been 
done by shifting the pFET Vtho BSIM parameter. The results show that NBTI provokes a 
shift in the VTC to the right side, reduces the low noise margin but increases the high 
noise margin. Also it has been observed that NBTI reduces the current consumption. 
Moreover, a good matching between simulations, experimental and analytical results 
have been obtained. Therefore, NBTI effects on CMOS inverter circuits can be mainly 
predicted by shifting the Vtho parameter of pFET. 
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Appendix A 
The inverter noise margin has been obtained analytically. In order to obtain VIL, VOH the 
LEVEL1 nFET drain current in saturation region [4] and pFET drain current in triode 
region [5] has been equalized 
(4)
 
IDn=KN·(VI-VTn)
2 
 
(5)
 
IDp=KP·[2·(VDD-VI-|VTp|)·(VDD-VOUT)-(VDD-VOUT)
2] 
where K denote the transconductance factor and VT the threshold voltage. The subindex 
n and p denote the nFET and pFET channel, respectively.  
Eqs.[4] and [5], the output voltage has been obtained[6]: 
(6)
 
 
As we have show in Fig. 3, the VIL and VOH are defined from equating slope of VTC to 
−1, so, calculation the derivative of expression [6] we obtain 
(7)
 
 
Clearing VI from [7] the VIL is obtained [8]. The VOH is calculated by substituting [8] on 
[6]. 
(8)
 
 The same process has been follow in order to obtain VIH and VOL. However, in this case, 
the nFET is in triode region and pFET is in saturation region. 
